Responsibilities :
B.Tech/BE/ME/Mtech
Job Description
Design and lead high speed IP (GDDR7,DDR5,LPDDR6) development. Need to be a strong individual contributor in analog domain. Will be required to participate in all aspects of development – analog design, layout, digital design, documentation, and silicon validation. Would be required to participate in customer facing discussions.
Requirements
B.Tech/BE/ME/Mtech
Exp - 15 +yrs
• Hands on design experience and leading GDDR/DDR/LPDDR IP’s
• Must have participated in full cycles of analog IP creation – right from spec to silicon debug and char
• Must have good communication skills and should be team player.
• Working experience in GDDR, DDR, LPDDR) development is must
Get notified when new jobs are added by Cadence