Senior Silicon DFT Lead, Google Cloud
Job Summary
Job Description
- 8+ years ATPG experience
- 4+ years people management
- ASIC DFT synthesis, simulation, verification
- Lead DFT activities throughout ASIC flow
- DFT architecture and design expertise
- Master's degree in EE
- JTAG/iJTAG experience
- Post-silicon test or product engineering
- SoC cycles, silicon bring-up, debug
- Fault modeling techniques
1 skill required
Job Details
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience.
- 8 years of experience in Automatic Test Pattern Generation (ATPG) methods.
- 4 years of people management experience developing employees.
- Experience with multiple projects in DFT design and verification, DFT specification, definition, architecture, and insertion.
- Experience with DFT techniques and tools, ASIC DFT synthesis, simulation, and verification flow.
- Experience in leading DFT activities throughout an ASIC development flow.
Preferred qualifications:
- Master's degree in Electrical Engineering or a related field.
- Experience in JTAG and iJTAG protocols and architectures.
- Experience in post-silicon test or product engineering.
- Experience in SoC cycles, silicon bring-up, and silicon debug activities.
- Knowledge of fault modeling techniques.
About the job
As the DFT Senior Engineer, you will play a crucial role in DFT Architecture and DFT design, and support devices of extreme complexity to production. You will be responsible for providing technical leadership in DFT, developing flows, automation, and methodology, planning DFT activities, tracking the DFT quality matrix throughout the project lifecycle, and providing sign-off DFT to tapeout.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.
Responsibilities
- Lead and execute activities in the design, implementation, and verification of DFT solutions for large-scale ASICs.
- Develop DFT strategy and architecture, including hierarchical DFT, Memory Built-In Self Test (MBIST), and Automatic Test Pattern Generation (ATPG).
- Work with other Engineering teams (e.g., Design, Verification, Physical Design) to ensure that DFT requirements are met and mutual dependencies are managed.
- Manage the DFT team's workload and deliverables, provide technical leadership and guidance to the team.
- Lead DFT execution of a silicon project - planning, execution, tracking, quality, and signoff.
Similar Jobs
PwC
ByteDance
SambaNova Systems
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
The Walt Disney Company
The Walt Disney Company
Get notifed when new similar jobs are uploaded
Jobs in Worldwide
Looks like we're out of matches
Research & Development Jobs
Nagarro
bosh group india
Crunchyroll
Sagecor Solutions
Get notifed when new similar jobs are uploaded
About The Company
A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.
Get notified when new jobs are added by Google
