Lead Engineer - GLS Verification

3 Months ago • 6-8 Years • Research & Development

Job Summary

Job Description

Silicon Labs seeks a Lead Engineer - GLS Verification with 6+ years of experience in ASIC/FPGA verification, expertise in SystemVerilog, UVM, and Gate-Level Simulation (GLS). Must have strong skills in developing testbenches, executing verification environments, and analyzing GLS results. Experience in low-power design verification and UPF/CPF is a plus.
Must have:
  • SystemVerilog, UVM
  • Gate-Level Simulation
  • ASIC/FPGA Verification
  • Testbench Development
Good to have:
  • Low-Power Design
  • UPF/CPF
  • Formal Verification
  • Static Verification
Perks:
  • Diversity Encouraged
  • Equal Opportunity

Job Details

We are Silicon Labs. We are a leader in secure, intelligent wireless technology for a more connected world. Our integrated hardware and software platform, intuitive development tools, unmatched ecosystem and robust support make us the ideal long-term partner in building advanced industrial, commercial, home and life applications. We make it easy for developers to solve complex wireless challenges throughout the product lifecycle and get to market quickly with innovative solutions that transform industries, grow economies and improve lives.  

We are Silicon Labs. We are a leader in secure, intelligent wireless technology for a more connected world. Our integrated hardware and software platform, intuitive development tools, unmatched ecosystem and robust support make us the ideal long-term partner in building advanced industrial, commercial, home and life applications. We make it easy for developers to solve complex wireless challenges throughout the product lifecycle and get to market quickly with innovative solutions that transform industries, grow economies and improve lives.  

Job Description

The position involves design verification of next generation modem sub systems (which has MAC, Baseband and RF IP’s involved for latest Wi-Fi protocol including 11ax) with emphasis on verifying and signing off performance and power along with functionality. This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, GLS and Formal techniques. Candidate will require close interactions with Design, SoC , Validation, Synthesis & PD teams for design convergence. Candidate must be able to take ownership of IP/Block/SS verification. He/She will work with design team (both HW and SW) on RTL debug during Pre-silicon HW development phase.

Responsibilities:

  • Develop and execute verification plans using System Verilog and UVM to validate complex ASIC/FPGA designs.
  • Design and implement testbenches and verification environments to ensure functional accuracy and performance.
  • Perform Gate-Level Simulations (GLS) to validate designs against their RTL implementations.
  • Create and run comprehensive verification scenarios and identify discrepancies between RTL and gate-level simulations.
  • Collaborate with design engineers to understand requirements and resolve design issues.
  • Debug and troubleshoot complex issues, providing detailed analysis and solutions.
  • Document verification processes, methodologies, and results to ensure clarity and reproducibility.
  • Participate in design reviews and contribute to improving verification strategies and methodologies.
  • Verify and debug low-power design
  • Debug SDF Back Annotated Gate Simulations
  • Collaborate with cross-functional teams to define and execute gate-level simulation test plans.
  • Develop and implement gate-level simulation strategies for complex digital designs.
  • Conduct gate-level simulations to verify the functionality and performance of digital designs.
  • Work closely with design and verification teams to identify and resolve issues at the gate level.
  • Utilize your expertise in SV and UVM to optimize and enhance the gate-level simulation process.
  • Ensure compliance with industry standards and best practices in gate-level simulation.
  • Develop a comprehensive GLS methodology for the CPU
  • Perform gate-level simulations to verify the functionality, performance, and timing of CPU designs.
  • Develop and execute comprehensive test plans for gate-level simulations.
  • Collaborate with RTL design, verification, and physical design teams to identify and resolve simulation issues.
  • Analyze simulation results, debug failures, and propose design improvements.
  • Ensure thorough coverage and validation of all critical paths and corner cases.
  • Automate simulation workflows to enhance efficiency and reproducibility.
  • Assist in the development and maintenance of simulation environments and tools.
  • Document simulation methodologies, results, and best practices.
  • Understanding of industry-standard protocols and interfaces
  • Familiarity with static timing analysis (STA) and power analysis.
  • Understanding of power domains and HW programming guide sequences
  • Develop test plan to verify all low power states
  • Own end to end DV tasks from coding Test bench and test cases, write assertions, debugging UPF and RTL and achieving all coverage goals
  • Exploring innovative dynamic or static methodologies by engaging with EDA vendors

Experience Level: 6-8 years in Industry

Education Requirements: Bachelor or Master’s degree in Electrical and/or Computer Engineering

Minimum Qualifications:

  • 6+ years of professional experience in ASIC/FPGA verification with strong expertise in SystemVerilog, UVM, and Gate-Level Simulation (GLS).
  • Proven experience in developing and executing testbenches and verification environments.
  • Strong skills in performing gate-level simulations and analyzing results.
  • Excellent debugging skills with the ability to resolve complex design issues.
  • Effective communication and collaboration skills, capable of working well in a team environment.
  • Analytical debugging skills
  • Verify and debug low-power design
  • Debug SDF Back Annotated Gate Simulations
  • Low-power implementation (UPF)
  • Mixed Signal Real Number Modeling (RNM, Spice)
  • Strong System Verilog/UVM based verification skills Experience with Assertion coverage-based verification methodology
  • Experience in formal / static verification methodologies will be a plus
  • Good understanding of low power design techniques
  • Proficient with low power SoC design constructs such as clock gates, level shifters, isolation cells and state retention cells.
  • Experience with UPF/CPF based power aware verification.
  • Experience with Synopsys NLP (native Low Power) tool.
  • Working knowledge of GLS , PAGLS and scripting languages such as Perl, Python is a plus
  • Proficiency in Low-Power standards like UPF/CPF.
  • Working knowledge on UPF based RTL / PGPIN simulations.
  • Proficiency in ASIC design tools, simulation methodologies, and hardware description languages (HDLs).
  • Excellent analytical and problem-solving skills with a focus on power optimization

We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

Similar Jobs

Allvue Systems - Cloud Platform Engineer II

Allvue Systems

Pune, Maharashtra, India (Remote)
3 Months ago
Info Stretch - Senior Engineer

Info Stretch

Pune, Maharashtra, India (On-Site)
3 Months ago
Playrix - Senior C++ Software Engineer (Gameplay)

Playrix

Cyprus (Remote)
3 Months ago
Google - Senior Software Engineer, Cloud Composer

Google

(On-Site)
2 Months ago
Terralogic - THREAT HUNTER

Terralogic

Mumbai, Maharashtra, India (On-Site)
5 Months ago
Onsemi - Staff Layout Engg

Onsemi

Bengaluru, Karnataka, India (On-Site)
4 Months ago
Fabric - Staff Digital Design Verification Engineer

Fabric

New York, New York, United States (On-Site)
4 Months ago
Luxoft - Senior Embedded Linux Development Engineer

Luxoft

Bengaluru, Karnataka, India (On-Site)
2 Months ago
Autodesk - Machine Learning Engineering Manager

Autodesk

Toronto, Ontario, Canada (Hybrid)
4 Months ago
ByteDance - Tech Expert - Machine Learning Infrastructure

ByteDance

Singapore (On-Site)
2 Months ago

Get notifed when new similar jobs are uploaded

Similar Skill Jobs

Sigma Software - Data Engineer

Sigma Software

Lviv, Lviv Oblast, Ukraine (On-Site)
3 Months ago
Vi - Data Engineer

Vi

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)
5 Months ago
Wargaming - DevOps Engineer (Platform Team)

Wargaming

Warsaw, Masovian Voivodeship, Poland (Remote)
2 Months ago
Meta - Data Engineer

Meta

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)
3 Months ago
Visa - Sr. Data Scientist

Visa

Atlanta, Georgia, United States (Hybrid)
3 Months ago
Silicon Labs - Staff Engineer - Analog RF IC Design

Silicon Labs

Hyderabad, Telangana, India (On-Site)
4 Months ago
Zoox - Software Development Engineer in Test - Embedded Systems

Zoox

Foster City, California, United States (Hybrid)
3 Months ago
Entrata - Integrations Engineer

Entrata

Pune, Maharashtra, India (Hybrid)
3 Months ago
Netflix - Machine Learning Engineer Intern, Summer 2025

Netflix

Los Gatos, California, United States (On-Site)
3 Months ago
Activision - 2025 US Summer Internship - Software Engineering

Activision

Austin, Texas, United States (On-Site)
2 Months ago

Get notifed when new similar jobs are uploaded

Jobs in Hyderabad, Telangana, India

Framestore - Compositor

Framestore

Mumbai, Maharashtra, India (On-Site)
3 Months ago
Udemy - Staff Data Scientist

Udemy

Chennai, Tamil Nadu, India (On-Site)
4 Months ago
Nagarro - Staff Consultant ,SAP Materials

Nagarro

India (Remote)
3 Months ago
Assystems - Executive - Human Resource

Assystems

Bengaluru, Karnataka, India (On-Site)
3 Months ago
Sinch - Cloud Administrator

Sinch

Noida, Uttar Pradesh, India (Hybrid)
3 Months ago
Aristocrat Gaming - Data Analyst

Aristocrat Gaming

Noida, Uttar Pradesh, India (Hybrid)
2 Months ago
Forescout Technologies  Inc  - Cloud Operations Engineer

Forescout Technologies Inc

Pune, Maharashtra, India (On-Site)
3 Months ago
JumpCloud - Staff Software Engineer - India

JumpCloud

Bengaluru, Karnataka, India (Remote)
5 Months ago
Nisum - QA Engineer - A6287

Nisum

Hyderabad, Telangana, India (Hybrid)
4 Months ago

Get notifed when new similar jobs are uploaded

Research & Development Jobs

Google - ASIC DFT Engineer, Silicon

Google

(On-Site)
2 Months ago
Google - Senior Staff Research Scientist, Google Cloud AI

Google

Kirkland, Washington, United States (On-Site)
3 Months ago
Google - Student Researcher, PhD, Winter/Summer 2025

Google

(On-Site)
2 Months ago
NXP - Intern SW Quality

NXP

Roznov, Neamț County, Romania (On-Site)
4 Months ago
Google - Software Engineering Manager, Machine Health

Google

(On-Site)
2 Months ago
ByteDance - Software Engineer in ML Systems Graduate (AML - Machine Learning Systems) - 2024 Start (BS/MS)

ByteDance

Seattle, Washington, United States (On-Site)
3 Months ago
Google - Senior Research Scientist, Natural Language Processing

Google

Tel Aviv-Yafo, Tel Aviv District, Israel (On-Site)
3 Months ago
Trend Micro - Sr. FPGA Verification Engineer - Austin, TX

Trend Micro

Austin, Texas, United States (On-Site)
4 Months ago
Google - Research Scientist, Google Research

Google

(On-Site)
2 Months ago

Get notifed when new similar jobs are uploaded