SoC DFT Engineer
Job Summary
Job Description
- Bachelor's degree in Electrical Engineering or equivalent
- 3+ years DFT experience
- ASIC DFT synthesis, simulation, and verification
- DFT specification, definition, architecture, and insertion
- Master's degree in Electrical Engineering
- Experience with ATE engineers
- IP integration experience
- SoC cycles, silicon bring-up, and silicon debug
- Fault modeling experience
1 skill required
Job Details
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, a related field, or equivalent practical experience.
- 3 years of experience with Design For Test (DFT) methodologies, DFT verification, and industry-standard DFT tools.
- Experience with ASIC DFT synthesis, simulation, and verification flow.
- Experience in DFT specification, definition, architecture, and insertion.
Preferred qualifications:
- Master's degree in Electrical Engineering.
- Experience working with ATE engineers (e.g., silicon bring-up, patterns generation, debug, validation on automatic test equipment, debug of silicon issues).
- Experience in IP integration (e.g., memories, test controllers, Test Access Point (TAP), and Memory Built-In Self Test (MBIST)).
- Experience in SoC cycles, silicon bringup, and silicon debug activities.
- Experience in fault modeling.
About the job
As a System on a Chip (SoC) Design for Test (DFT) Engineer, you will be responsible for defining, implementing, and deploying advanced DFT methodologies for digital or mixed-signal chips. You will define silicon test strategies, DFT architecture, and create DFT specifications for next generation SoCs. You will design, insert, and verify the DFT logic and prepare for post silicon and co-work/debug with test engineers.
The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.
We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud’s Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.
Responsibilities
- Develop DFT strategy and architecture (e.g., hierarchical DFT, Memory Built-In Self Test (MBIST), ATPG).
- Complete all Test Design Rule Checks (TDRC) and Design changes to fix TDRC violations to achieve high-test quality.
- Insert DFT logic, boundary scan, scan chains, DFT Compression, Logic BIST, TAP controller, Clock Control block, and other DFT IP blocks.
- Insert and hook up MBIST logic including test collar around memories, MBIST controllers, eFuse logic, and connect to core and TAP interfaces.
- Document DFT architecture, test sequences, and boot-up sequences associated with test pins.
Similar Jobs
Canva
ByteDance
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
IManage
Scientific Games
Regent Craft
The Walt Disney Company
Get notifed when new similar jobs are uploaded
Jobs in Tel Aviv-Yafo, Tel Aviv District, Israel
NVIDIA
Unity
Get notifed when new similar jobs are uploaded
Research & Development Jobs
NVIDIA
Regent Craft
Assystems
NVIDIA
Get notifed when new similar jobs are uploaded
