Senior Principal Engineer, DTCO

Please Note:

To provide the best candidate experience with our high application volumes, we limit applications to a total of 10 over 6 months. 

Advancing the World’s Technology Together
Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

What You’ll Do

We are looking for experienced technologists who will independently research and explore future logic technology paths, capabilities, and applications through design/system-technology optimization (DTCO).

The candidate will be a key technical member of the Logic Pathfinding Lab, part of the Samsung Semiconductor Inc (SSI) in San Jose.  He or she will join a team of experts in researching and evaluating advanced technology options, and assisting in knowledge / technology transfer to the Samsung Logic Technology Development (TD) in Korea. The successful candidate will be responsible for researching and evaluating new device architectures, materials, and integration schemes through chip design metrics to meet the need of sub-2nm technology nodes.  The candidate should have demonstrated skills and experience in standard cell architecture creation, logic cell library characterizations Place and Route, Process Design Kit (PDK) generation, and a strong understanding of Logic process integration. The candidate should have excellent communication skills, and be able to collaborate with and guide multiple organizations, including research consortia.

Location: This is a Hybrid role, working onsite at our San Jose headquarters at least 3 days per week with the flexibility to work remotely the remainder of your time.

Job ID: 42367

Reports to: Senior Director

• Create and optimize standard cell architecture and libraries to enable new device scheme and technology Performance, Power, Area, Cost (PPAC) assessment. 
• Optimize DTCO collaterals to enable block-level design.
• Analyze technology design rules and process capabilities, and identify their impact on PPAC.
• Develop early DTCO methodologies to assess new technology options.
• Develop internal benchmarking capability based on available data, modeling, and/or learning from external sources, and create assessments to share with internal R&D teams.
• Collaborate and guide external vendors on DTCO development.

What You Bring

• PhD in Electrical Engineering, Mechanical Engineering, Chemical Engineering, Materials Science and Engineering, Computer Science, Physics or related fields and 15+ years of industry experience.
• Standard cell layout design and library generation skills.
• RTL synthesis, place and route, and timing analysis skills.
• DTCO modeling skills, from the logic standard cell to process design kit (PDK), including Library/Technology/Design Rule Check deck generation.
• SRAM bit-cell design and macro simulation skills is a strong plus.
• Understanding of power delivery network schemes.
• You’re inclusive, adapting your style to the situation and diverse global norms of our people.
• An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
• You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
• Innovative and creative, you proactively explore new ideas and adapt quickly to change.

#LI-KD1

Equal Opportunity Employment Policy 

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Covid-19 Policy
To help keep our employees, customers, and communities safe, we’ve developed guidelines for our teams. Currently, we encourage vaccination for all employees and may require it depending on job functions (e.g., traveling for business, meeting with customers). While visiting our offices or attending team events, we ask employees to complete a daily health questionnaire and complete a weekly COVID test. Our COVID policies are subject to change depending on public health, regulatory and business circumstances. 

Applicant Privacy Policy
https://semiconductor.samsung.com/us/careers/privacy