Community

Home >

Jobs >

Silicon RTL Design Lead, Google Cloud

Karnataka, India (On-site)

Silicon RTL Design Lead, Google Cloud

4 Weeks ago • 15 Years + • Research & Development

About the job

Summary

As a Silicon RTL Design Lead at Google Cloud, you'll play a pivotal role in shaping the future of AI/ML hardware acceleration. You'll drive cutting-edge TPU (Tensor Processing Unit) technology, powering Google's most demanding AI/ML applications. You'll contribute to the innovation behind products loved by millions worldwide, leveraging your design and verification expertise to verify complex digital designs, particularly focusing on TPU architecture and its integration within AI/ML-driven systems. This role involves contributing to all phases of complex ASIC designs, from specification to production. You'll solve technical challenges with innovative micro-architecture and practical logic solutions, evaluating design options with complexity, performance, power, and area in mind. Collaborating with architecture, verification, power and performance, physical design, etc. teams, you'll specify and deliver high-quality designs for next-generation data center solutions. You will also lead a team of Engineers in the Bangalore design organization to deliver complex IPs or Subsystems, communicate and work with multi-disciplined and multi-site teams, define uArch specifications, and block-level design documents. You will also perform RTL development, subsystem and SoC Integration, Lint/CDC/FV/UPF checks, participate in simulation debugs, synthesis, timing/power closure, silicon bring-up, test plan and coverage analysis of the block and SOC-level verification.

5 skills required for this role

Test your skills to join the top 1% applicants for this job

cpp

level-design

python

perl

innovation

Must have:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
15 years of experience in ASIC/SoC development with Verilog/SystemVerilog
Experience in micro-architecture and design of IPs and Subsystems
Experience in ASIC/SoC design verification, synthesis, timing/power analysis, and Design for Testing (DFT)

Good to have:

Experience with programming languages (e.g., Python, C/C++ or Perl)
Experience in SoC designs and integration flows
Knowledge of processor design, accelerators, bus architectures, fabrics/NoC or memory hierarchies
Knowledge of high performance and low power design techniques

Not hearing back from companies?

Unlock the secrets to a successful job application and accelerate your journey to your next opportunity.

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
15 years of experience in ASIC/SoC development with Verilog/SystemVerilog.
Experience in micro-architecture and design of IPs and Subsystems.
Experience in ASIC/SoC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).

Preferred qualifications:

Experience with programming languages (e.g., Python, C/C++ or Perl).
Experience in SoC designs and integration flows.
Knowledge of processor design, accelerators, bus architectures, fabrics/NoC or memory hierarchies.
Knowledge of high performance and low power design techniques.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

In this role, you will contribute in all phases of complex application-specific integrated circuit (ASIC) designs from design specification to production. You'll solve technical problems with innovative micro-architecture and practical logic solutions, and evaluate design options with complexity, performance, power and area in mind. You will collaborate with members of architecture, verification, power and performance, physical design, etc. to specify and deliver high quality designs for next generation data center solutions.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities

Lead a team of Engineers in the Bangalore design organization to deliver complex IPs or Subsystems. Communicate and work with multi-disciplined and multi-site teams.
Define uArch specifications and block level design documents containing interface protocol, block diagram, transaction flow, pipeline, etc.
Perform RTL development, subsystem and SoC Integration and Lint/CDC/FV/UPF checks.
Participate in simulation debugs, synthesis, timing/power closure, and silicon bring-up.
Participate in test plan and coverage analysis of the block and SOC-level verification.

View Full Job Description

About The Company

Google

2470 Active Jobs

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.