This Application-Specific Integrated Circuit (ASIC) Design Verification Engineer role at Google involves planning and executing verification of next-generation configurable infrastructure IPs, interconnects, and memory subsystems. Responsibilities include creating and enhancing constrained-random verification environments using SystemVerilog, developing cross-language tools and scalable verification methodologies, and identifying and writing coverage measures. The role requires debugging tests with design engineers to ensure functional correctness, closing coverage gaps, and contributing to the development of custom silicon solutions for Google's products. Experience with SystemVerilog, C/C++, standard verification methodologies, and IP components is essential.