Jobs

Scholarships

Courses

Companies

Placements

Community

Home >

Jobs >

CPU Design Verification - Full-time

Hsinchu City, Taiwan (Hybrid)

CPU Design Verification - Full-time

1 Month ago • All levels • Quality Assurance • Research & Development

About the job

2 skills required for this role

Test your skills to join the top 1% applicants for this job

cpp

python

Job Description

This is a full-time CPU Design Verification position in HsinChu, Taiwan, offering a hybrid work model. The role requires in-depth knowledge of digital logic design, CPU architecture, and microarchitecture. Strong SystemVerilog, C/C++, and verification methodologies are essential.

Must have:

Digital Logic Design
CPU Architecture
SystemVerilog
C/C++

Good to have:

Formal Verification
Python/TCL
Verification Tools
Coverage Analysis

Not hearing back from companies?

Unlock the secrets to a successful job application and accelerate your journey to your next opportunity.

Full-time opportunities are available in the areas of design verification for cutting-edge high performance RISC-V CPU from unit level to top level, as well as, all aspects of verification such as functional, microarchitecture, performance, and formal. We are looking for all levels of talent, from entrance to advanced level of experience.

Responsibilities

Work closely with architecture and RTL designers on verifying the functionality correctness of the design
Reviewing Architecture and Design Specifications
Develop test plans and test environments
Develop tests in assembly, C/C++, SystemVerilog, or vectors according to test plans
Develop coverage monitors and analyze coverage to ensure all the test cases in the plans are covered
Develop checkers in SystemVerilog or C-base transactors to verify the design
Write assertions and apply formal verification to the designImplementing test benches, generating directed/constrained random tests
Debugging failures, running simulations, tracking bugs
Handling schedules and supporting multi-functional engineering effortAssisting in verification flows, automation scripts and regressions

Requirements

In-depth knowledge of digital logic design, CPU architecture and microarchitecture.
Sophisticated knowledge of SystemVerilog.
Experienced level knowledge C/C++.Relevant knowledge of verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection.
Basic knowledge of formal verification methodology is a plus.
Excellent knowledge of one of the scripting languages such as Python, TCL is a plus.
Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
Ability to work well in a team and be productive under aggressive schedules.

undefined

View Full Job Description