This Senior ASIC Design Performance Verification Engineer role at Google involves developing custom silicon solutions for direct-to-consumer products. Responsibilities include developing performance verification test plans, analyzing performance data, and collaborating with architecture and design teams. The role requires planning and executing performance verification of next-generation IPs, interconnects, and memory subsystems. This includes utilizing constrained-random verification environments, developing stimulus, and enhancing performance monitors and scoreboard infrastructure using SystemVerilog and UVM. Verification of low-power optimization impact on performance is also crucial. The ideal candidate possesses strong experience in RTL simulation, performance verification for IPs, and familiarity with various interconnect protocols and memory technologies.