ASIC Design Engineer, Platform IP, Silicon
Job Summary
Job Description
- 3+ years digital logic design experience
- RTL design (Verilog/SystemVerilog)
- Logic synthesis & low-power techniques
- ARM-based SoCs and ASIC methodology
- Scripting (Python/Perl)
- Master's/PhD in EE/CE/CS
- IP design experience (clocking, interconnects, peripherals)
- Low-power estimation, timing closure, synthesis methodologies
- RTL quality checks (Lint, CDC, RDC)
5 skills required
Job Details
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 3 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
- Experience with logic synthesis techniques to improve RTL code, performance and power as well as low-power design techniques.
- Experience with ARM-based SoCs, interconnects and ASIC methodology.
- Experience with a scripting language like Python or Perl.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- 3 years of experience with Intellectual Property (IP) design for clocking, interconnects or peripherals.
- Experience with methodologies for low power estimation, timing closure, or synthesis.
- Experience with methodologies for RTL quality checks (e.g., Lint, CDC, RDC).
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Our team takes pride in our ability to transform algorithms and processes into a user-friendly form. If you are someone who enjoys crafting tools to empower other creative people then this is the right job for you.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .
Responsibilities
- Define microarchitecture details such as interface protocol, block diagram, data flow, pipelines, etc.
- Perform RTL development (SystemVerilog), debug functional/performance simulations.
- Perform RTL quality checks including Lint, Clock Domain Crossing, Synthesis, Unified Power Format checks.
- Participate in synthesis, timing/power estimation and FPGA/silicon bring-up.
- Communicate and work with multi-disciplined and multi-site teams.
Similar Jobs
ByteDance
The Walt Disney Company
Match Group
Riot Games
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
NVIDIA
Netflix
Get notifed when new similar jobs are uploaded
Jobs in Mountain View, California, United States
ByteDance
FlawlessAi
Aristocrat Gaming
Impact Theory
The Walt Disney Company
Get notifed when new similar jobs are uploaded
Research & Development Jobs
NVIDIA
Rivos
NVIDIA
Nielsen Holdings
Netflix
Get notifed when new similar jobs are uploaded
About The Company
A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.
Get notified when new jobs are added by Google
