ASIC Design Engineer, Platform IP, Silicon
Job Summary
Job Description
This role involves designing custom silicon solutions for Google's direct-to-consumer products. Responsibilities include defining microarchitecture details (interface protocol, block diagram, data flow, pipelines), RTL development (SystemVerilog), debugging simulations, performing RTL quality checks (Lint, Clock Domain Crossing, Synthesis, UPF checks), participating in synthesis, timing/power estimation, and FPGA/silicon bring-up. Collaboration with multi-disciplinary teams is crucial. The ideal candidate possesses strong digital logic design, RTL design, and low-power design skills, along with experience with ARM-based SoCs and ASIC methodology. Experience with IP design for clocking, interconnects, or peripherals is a plus.
Must have:
- 3+ years digital logic design experience
- RTL design (Verilog/SystemVerilog)
- Logic synthesis & low-power techniques
- ARM-based SoCs and ASIC methodology
- Scripting (Python/Perl)
Good to have:
- Master's/PhD in EE/CE/CS
- IP design experience (clocking, interconnects, peripherals)
- Low-power estimation, timing closure, synthesis methodologies
- RTL quality checks (Lint, CDC, RDC)
5 skills required
Job Details
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 3 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
- Experience with logic synthesis techniques to improve RTL code, performance and power as well as low-power design techniques.
- Experience with ARM-based SoCs, interconnects and ASIC methodology.
- Experience with a scripting language like Python or Perl.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- 3 years of experience with Intellectual Property (IP) design for clocking, interconnects or peripherals.
- Experience with methodologies for low power estimation, timing closure, or synthesis.
- Experience with methodologies for RTL quality checks (e.g., Lint, CDC, RDC).
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Our team takes pride in our ability to transform algorithms and processes into a user-friendly form. If you are someone who enjoys crafting tools to empower other creative people then this is the right job for you.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.The US base salary range for this full-time position is $132,000-$189,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .
Responsibilities
- Define microarchitecture details such as interface protocol, block diagram, data flow, pipelines, etc.
- Perform RTL development (SystemVerilog), debug functional/performance simulations.
- Perform RTL quality checks including Lint, Clock Domain Crossing, Synthesis, Unified Power Format checks.
- Participate in synthesis, timing/power estimation and FPGA/silicon bring-up.
- Communicate and work with multi-disciplined and multi-site teams.
Similar Jobs
Tesla
London, England, United Kingdom (On-Site)
• 3 Months ago
NVIDIA
Santa Clara, California, United States (Remote)
• 4 Months ago
Riot Games
Los Angeles, California, United States (On-Site)
• 1 Month ago
NVIDIA
Santa Clara, California, United States (On-Site)
• 4 Months ago
Meta
Redmond, Washington, United States (On-Site)
• 6 Months ago
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
ByteDance
Singapore (On-Site)
• 6 Months ago
ByteDance
San Jose, California, United States (On-Site)
• 7 Months ago
Synechron
Irving, Texas, United States (On-Site)
• 2 Weeks ago
ByteDance
Singapore (On-Site)
• 6 Months ago
Workato
Bengaluru, Karnataka, India (On-Site)
• 2 Weeks ago
ByteDance
San Jose, California, United States (On-Site)
• 1 Month ago
Get notifed when new similar jobs are uploaded
Jobs in Mountain View, California, United States
Epic Games
Cary, North Carolina, United States (On-Site)
• 1 Month ago
INTEL
Santa Clara, California, United States (Hybrid)
• 1 Month ago
Illuminia
San Diego, California, United States (On-Site)
• 1 Month ago
Philips
Boston, Massachusetts, United States (On-Site)
• 3 Weeks ago
Get notifed when new similar jobs are uploaded
Research & Development Jobs
NVIDIA
Taipei City, Taiwan (On-Site)
• 3 Months ago
ByteDance
San Jose, California, United States (On-Site)
• 1 Month ago
PENN Interactive
Philadelphia, Pennsylvania, United States (Hybrid)
• 8 Months ago
Riot Games
Los Angeles, California, United States (On-Site)
• 1 Month ago
ByteDance
Boston, Massachusetts, United States (On-Site)
• 7 Months ago
Get notifed when new similar jobs are uploaded
