This role involves planning and executing the verification of next-generation configurable infrastructure IPs, interconnects, and memory subsystems. Responsibilities include creating and enhancing constrained-random verification environments using SystemVerilog and UVM, developing cross-language tools and verification methodologies, identifying and writing coverage measures, and debugging tests with design engineers. The ideal candidate will have experience verifying digital logic at the RTL level using SystemVerilog or C/C++, experience with standard verification methodologies and IP components, and proficiency in scripting languages. This position contributes to the development of custom silicon solutions for Google's direct-to-consumer products, shaping the next generation of hardware experiences.