Full Chip CAD Physical Design Verification Engineer
About the job
SummaryBy Outscal
- Experience in Electronic Design Automation (EDA) tools and RTL2GDS flows.
- Experience in the semiconductor/EDA industry.
- Understanding of the Register-Transfer Level (RTL)-to-Graphic Data Stream (GDS)II flow.
- Experience in using Cadence design tools.
- Floorplanning, power grid design, and place-and-route methodologies.
- Expertise in using Synopsis tools like Floorplan Compiler (FC) and formality.
- Understanding of advanced node design (e.g., 5nm and below) and related optimization techniques.
- Scripting skills in Synopsis TCL.
- Expertise in Python.
- Master’s degree in Computer Engineering/EE.
- Experience related to silicon quality or reliability.
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Science, or a related field.
- Experience in Electronic Design Automation (EDA) tools and RTL2GDS flows.
- Experience in the semiconductor/EDA industry.
Preferred qualifications:
- Master’s degree in Computer Engineering/EE.
- Experience related to silicon quality or reliability.
About the job
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.
Responsibilities
- Demonstrate an understanding of the Register-Transfer Level (RTL)-to-Graphic Data Stream (GDS)II flow, with experience in using Cadence design tools.
- Be involved in implementing large, complex system-on-chips (SoCs), subsystems, and sub-wrappers, demonstrate an understanding of associated issues and solutions.
- Possess floorplanning, power grid design, and place-and-route methodologies, with expertise in using Synopsis tools like Floorplan Compiler (FC) and formality.
- Exhibit an understanding of advanced node design (e.g., 5nm and below) and related optimization techniques.
- Possess scripting skills in Synopsis TCL, with expertise in Python.
About The Company
A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.
