Jobs

Scholarships

Courses

Companies

Placements

Community

Home >

Jobs >

Semiconductor Wafer Fab Process Engineer

California, United States (On-site)

Semiconductor Wafer Fab Process Engineer

9 Hours ago • 1-5 Years

About the job

Summary_{By Outscal}

3 skills required for this role

Boost these skills to join the top 1% applicants for this job

Must have:

Bachelor's degree in related field
1 year of experience in semiconductor wafer fabrication
Experience with root cause analysis, failure analysis, and data analysis techniques
Ability to work non-standard hours

Good to have:

Master's degree or PhD in related field
5 years of experience in semiconductor wafer fabrication
Experience with yield improvement, defectivity reduction, and cycle time reduction
Experience with equipment qualification and implementation
Communication and documentation skills

Perks:

Bonus
Equity
Benefits

Not hearing back from companies?

Unlock the secrets to a successful job application and accelerate your journey to your next opportunity.

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Materials Science, Chemical Engineering, Physics, a related field, or equivalent practical experience.
1 year of experience in semiconductor wafer fabrication.
Experience with root cause analysis, failure analysis, and data analysis techniques.
Ability to work non-standard hours, such as a compressed schedule of four 10 hour shifts a week, including weekends.

Preferred qualifications:

Master's degree or PhD in Electrical Engineering, Computer Engineering, Physics, or a related field (e.g., Optics, Sensors, Audio/DSP).
5 years of experience in semiconductor wafer fabrication, with expertise in multiple process areas.
Experience with yield improvement, defectivity reduction, and cycle time reduction initiatives.
Experience with equipment qualification and implementation.
Communication and documentation skills.

About the job

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's Raxium display group has established a revolutionary semiconductor materials display technology that enables new functionality in display products, bringing to users a closer and more natural linkage between the digital and physical realms in applications such as augmented reality (AR) and light-field display. With start-up roots and a state-of-the-art compound semiconductor fab in Silicon Valley, Raxium is seeking to build upon its engineering team with an aim to disrupt next-generation display markets.

The US base salary range for this full-time position is $102,000-$150,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about .

Responsibilities

Monitor, sustain, and support daily wafer fabrication processes encompassing areas of lithography, thin film, etch, clean, thermal, metrology/characterization and backside end of line processses.
Ensure process reliability and consistency by providing technical support to operators, technicians, and other engineers.
Review, propose, optimize, improve and implement various wafer fabrication processes for yield improvement, defectivity reduction, cycle time reduction, and general best practises of wafer handling.
Enhance area process control plan and the process capability through implementation of best known manufacturing methods and statistical process control (SPC).
Drive problem resolution process associated with the quality excursion in the fab area encompassing data analytics, methodical problem solving, failure analysis (FA), design of experiments (DOE), and mistake-proof.

View Full Job Description

$102.0K - $150.0K/yr (Outscal est.)

$126.0K/yr avg.

Fremont, California, United States

About The Company

Google

3366 Active Jobs

A problem isn't truly solved until it's solved for all. Googlers build products that help create opportunities for everyone, whether down the street or across the globe. Bring your insight, imagination and a healthy disregard for the impossible. Bring everything that makes you unique. Together, we can build for everyone.