Sr. Staff Engineer - CPU Microarchitect
Job Summary
Job Description
Experienced CPU Microarchitect needed to lead RTL development for a real-time, low-power microcontroller CPU core. Must have in-depth knowledge of pipeline stages, microprocessor architecture, and expertise in instruction fetch, decode, scheduling, and cache subsystems. SystemVerilog, Verilog, and VHDL experience required.
Must have:
- CPU Microarchitecture
- Pipeline Stages
- Microprocessor Architecture
- SystemVerilog, Verilog
Good to have:
- Cache Coherency
- Memory Consistency
- Waveform Debugging
- Logic Design Principles
Perks:
- Unlimited Growth Path
- Industry Leading Customers
2 skills required
Job Details
We are seeking an experienced CPU Microarchitect. Responsible for defining, leading and owning RTL development of a real-time, performance efficient, low-power microcontroller class CPU core. The candidate will be responsible for all aspects of the design including Functional Features, Performance, Power, and Area.
You will:
- Drive the micro-architecture and design of a critical CPU block or multiple blocks of a CPU core
- Explore high-performance strategies working with the CPU modeling team
- Perform Microarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arrive at detailed specifications
- Configure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goals
- Perform Functional verification support and assist in the design verification strategy
- Assist with the verification of RTL design performance goals
- Partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power
Ideally, you’ll have:
- Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core
- Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas:
- Knowledge of Cache coherency and memory consistency
- Knowledge of System Verilog, Verilog and/or VHDL
- Experience with simulators and waveform debugging tools.
- Knowledge of logic design principles along with timing and power implications
- Master’s with 8-11 years of experience, PhD + 5-7 years of work experience
Instruction fetch and decode, branch prediction techniques
Instruction scheduling, register renaming, Reorder Buffer (ROB)
Out-of-order execution
Integer and Floating-point execution
Load/Store execution
Instruction and Data Prefetch
Cache and memory subsystems
Here’s what you can expect from us:
At MIPS, you’ll be a member of a fast-growing team of technologists that are creating the industry’s highest performance RISC-V processors. Small teams that are part of a non-compartmentalized structure – you’ll be able to understand and have an impact on the bigger picture. A great deal of autonomy, with support from some of the industry’s most experienced CPU engineers. An unlimited growth path – with the right skills, you can decide where you want to expand and grow in your role at MIPS. The opportunity to learn a great deal about the blossoming RISC-V architecture in cutting edge applications with industry leading customers.
At MIPS we provide meaningful benefits programs and products to our associates and their families. MIPS offers a competitive benefits package that includes medical, dental, vision, retirement savings, and paid leave!
More about us:
MIPS is well-known as a microprocessor pioneer, having led the way in RISC-based computing to enable faster and more power efficient semiconductors for a wide range of applications from consumer electronics to networking and communications. More than 30 years after the introduction of the original MIPS RISC architecture, MIPS processors have shipped into billions of consumer and enterprise products.
Today, MIPS is once again leading a RISC revolution as we build on our deep roots to accelerate the RISC-V architecture for high-performance applications. We are focused on delivering our first RISC-V products: the MIPS eVocore processors, which provide a new level of scalability for high-performance heterogeneous computing. Because of our RISC heritage, deep engineering expertise, and proven technologies, MIPS can accelerate development and deployment of RISC-V based solutions.
Similar Jobs
Bengaluru, Karnataka, India (On-Site)
• 5 Months ago
Intel Corporation
Santa Clara, California, United States (Hybrid)
• 5 Months ago
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
Wolters Kluwer
Coppell, Texas, United States (Hybrid)
• 6 Months ago
Get notifed when new similar jobs are uploaded
Jobs in Austin, Texas, United States
Riot Games
Los Angeles, California, United States (On-Site)
• 6 Months ago
PTW
Charleston, South Carolina, United States (Remote)
• 5 Months ago
company3methodstudios
Hollywood, Florida, United States (On-Site)
• 5 Months ago
Sunnyvale, California, United States (On-Site)
• 5 Months ago
ByteDance
San Jose, California, United States (On-Site)
• 5 Months ago
The Walt Disney Company
Charlotte, North Carolina, United States (Hybrid)
• 5 Months ago
The Walt Disney Company
Santa Monica, California, United States (On-Site)
• 5 Months ago
Get notifed when new similar jobs are uploaded
Research & Development Jobs
Riot Games
Los Angeles, California, United States (On-Site)
• 6 Months ago
Fabric
Austin, Texas, United States (Remote)
• 6 Months ago
Atlanta, Georgia, United States (On-Site)
• 5 Months ago
Cadence
Belo Horizonte, State Of Minas Gerais, Brazil (Hybrid)
• 7 Months ago
Marvell
Santa Clara, California, United States (Hybrid)
• 6306 Years ago
Mountain View, California, United States (On-Site)
• 5 Months ago
Fabric
New York, New York, United States (Remote)
• 6 Months ago
Get notifed when new similar jobs are uploaded
