CPU Design/Verification - Intern
4 skills required
Job Details
Positions are open for Co-op/internship in the areas of CPU RTL design and verification from unit level to chip level.
We are looking for candidates who have taken modern CPU microarchitecture related courses.
Responsibilities
- Design Intern:
- Microarchitecture development and specification - from early high-level architectural exploration through micro architectural research and arriving at a detailed specification
- Development, assessment, and refinement of RTL design to target power, performance, area, and timing goals
- Validation - support test bench development and simulation for functional and performance verification
- Performance exploration and correlation - explore high performance strategies and validate that the RTL design meets targeted performance
- Design delivery - work with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability and power
- Verification Intern:
- Work closely with architecture and RTL designers on verifying the functionality correctness of the design
- Reviewing Architecture and Design Specifications
- Develop test plans and test environments
- Develop tests in assembly, C/C++, or vectors according to test plans
- Develop coverage monitors and analyze coverage to ensure all the test cases in the plans are covered
- Develop checkers in SystemVerilog or C-base transactors to verify the design
- Write assertions and apply formal verification to the designImplementing test benches, generating directed/constrained random tests
- Debugging failures, running simulations, tracking bugs
- Handling schedules and supporting multi-functional engineering effortAssisting in verification flows, automation scripts and regressions
Requirements
- Thorough knowledge of modern CPU microarchitecture in the following areas: Instruction fetch and decode, branch prediction, instruction scheduling and register renaming, out-of-order execution, integer and floating point execution, load/store execution, cache and memory subsystems.
- Knowledge of SystemVerilog
- Experience with simulators and waveform debugging tools
- Knowledge of logic design principles along with timing and power implications
- Understanding of low power microarchitecture techniques
- Understanding of high performance techniques and trade-offs in a CPU microarchitecture
- Experience in C or C++ programming
- Experience using an interpretive language such as Perl or Python
- Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
- Ability to work well in a team and be productive under aggressive schedules.
Similar Jobs
NVIDIA
Tel Aviv-Yafo, Tel Aviv District, Israel (Hybrid)
• 2 Months ago
Bengaluru, Karnataka, India (On-Site)
• 2 Days ago
Get notifed when new similar jobs are uploaded
Similar Skill Jobs
NVIDIA
New Jersey, United States (Remote)
• 1 Week ago
New Taipei, New Taipei City, Taiwan (On-Site)
• 2 Weeks ago
Warner Bros Games
Bengaluru, Karnataka, India (Hybrid)
• 4 Weeks ago
Mexico City, Mexico City, Mexico (On-Site)
• 2 Weeks ago
Get notifed when new similar jobs are uploaded
Jobs in Santa Clara, California, United States
ByteDance
San Jose, California, United States (On-Site)
• 6 Months ago
Next Level Business Services
San Diego, California, United States (On-Site)
• 6 Months ago
San Bruno, California, United States (On-Site)
• 1 Week ago
FORTUNE
New York, New York, United States (On-Site)
• 1 Day ago
Get notifed when new similar jobs are uploaded
Research & Development Jobs
Ubisoft
Bordeaux, Nouvelle-Aquitaine, France (Hybrid)
• 1 Month ago
Rockstar Games
Edinburgh, Scotland, United Kingdom (On-Site)
• 7 Months ago
ByteDance
Singapore (On-Site)
• 5 Months ago
ByteDance
San Jose, California, United States (On-Site)
• 6 Months ago
NVIDIA
Hsinchu, Hsinchu City, Taiwan (On-Site)
• 1 Month ago
NVIDIA
Hsinchu, Hsinchu City, Taiwan (On-Site)
• 3 Months ago
Get notifed when new similar jobs are uploaded
