Positions are open for full-time DFT design roles from unit level to chip level, encompassing all aspects of DFT design functions, including scan, MBIST, and ATPG. The roles focus on CPU and SOC DFT design and verification. Responsibilities include defining DFT strategy and methodologies, designing DFT features, creating test structures, debug structures, and test plans. The engineer will also create or oversee the creation of test vectors, collaborate with the physical design team, validate DFT requirements, and work with designers to improve test coverage, observability, and flexibility. Additionally, they will verify post-PD designs and collaborate with verification engineers.