SoC Design Verification Engineer

undefined ago • 8 Years + • Software Development & Engineering

Job Summary

Job Description

This role involves the architecture, development, and integration of Verification IPs, UVM/SV testbenches, and test plans to validate SoC integrity and compliance. The engineer will deliver validated VIP-based SoC validation platforms, perform functional logic verification, and manage verification plans. Responsibilities include defining and developing scalable components, running system simulation models, debugging issues, and collaborating with various engineering teams to improve verification processes and ensure security coverage. The role also involves documenting verification architecture and test plans, and continuously improving methodologies based on post-silicon learning.
Must have:
  • Architecture, development and integration of layered Verification IPs.
  • Developing UVM/SV testbenches, test plans and test suites.
  • Applying pre-silicon validation BKMs and methodologies.
  • Delivering validated VIP based SoC validation platform.
  • Performing functional logic verification of an integrated SoC.
  • Defining and developing scalable and reusable components, subsystem, and SoC verification plans.
  • Managing and executing verification plans and system simulation models.
  • Replicating, root causing, and debugging issues in the pre-silicon environment.
  • Collaborating and communicating with SoC architects, micro-architects, full chip architects, RTL developers, verification experts, post-silicon, and physical design teams.
  • Documenting verification architecture, micro-architecture, and test plans.
  • Incorporating and executing security activities within test plans.
  • Maintaining and improving existing functional verification infrastructure and methodology.
  • 8+ years of technical experience in Pre Silicon Validation/Verification.
Good to have:
  • Design Verification with planning, architecture, development, maintenance, and execution on complex IPs and/or SOCs.
  • Proficiency in UVM/SV constrained-random coverage based design verification.
  • UVM/SV Verification IP architecture, development and validation experience.
  • Robust understanding of fundamental principles of cache coherency in multi-processor SOCs.
  • Experience with layered protocols - transaction layer, data link layer, and PHY layer.
  • Experience with one or more scripting languages to facilitate automation.
  • Strong debug skills and self-reliance in taking an issue to closure.
  • Keen problem solver, strong communicator, quick learner, effective team player.
  • Experience with the complete verification life cycle (verification architecture, test plan, execution, debug, coverage closure).
  • Developing validation testbenches and test suites and driving continuous improvement.
  • Experience in Xeon CPU Pre-Silicon or Post Silicon Validation.

Job Details

Job Details:

Job Description:

  • Architecture, development and integration of layered Verification IPs, UVM/SV testbenches, test plans and test suite to validate the integrity and quality of VIPs, compliance with standards and SoC architecture and micro-architecture requirements. Applies pre-silicon validation BKMs and methodologies in execution. Work with VIP external vendors to resolve issues within the constraints of the contract.
  • Deliver validated VIP based SoC validation platform, modeling the SoC, for die level verification. Provides prompt and quality customer support to users.
  • Perform functional logic verification of an integrated SoC to ensure design will meet specifications.
  • Defines and develops scalable and reusable components, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and conform to microarchitecture specifications.
  • Manage and execute verification plans and defines and runs system simulation models to verify the design, analyze power and performance, and uncover bugs. Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates and communicates with SoC architects, micro-architects, full chip architects, RTL developers, verification experts, post-silicon, and physical design teams to improve verification of complex architectural and microarchitectural features.
  • Document verification architecture, micro-architecture, and test plans and drives technical reviews of plans and proofs with design and architecture teams. Incorporates and executes security activities within test plans, including regression and debug tests, to ensure security coverage. Maintains and improves existing functional verification infrastructure and methodology. Absorbs learning from post-silicon on the quality of validation done during pre-silicon development, updates test plan for missing coverages, and proliferates to future products.
  • Demonstrate technical leadership, lead engineering team and provide status updates to leadership.

Qualifications:

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

  • Candidate should have a BS, MS or PhD in Electrical or Computer Science Engineering or related field with 8+ years of technical experience.
  • Related technical experience should be in/with: Pre Silicon Validation/Verification using Industry standard verification methodologies, tools, and BKMs to meet time-to-market.

Preferred Qualifications:

  • Design Verification with planning, architecture, development, maintenance, and execution on complex IPs and/or SOCs.
  • Proficiency in UVM/SV constrained-random coverage based design verification.
  • UVM/SV Verification IP architecture, development and validation experience.
  • Robust understanding of fundamental principles of cache coherency in multi-processor SOCs, and experience with layered protocols - transaction layer, data link layer, and PHY layer.
  • Experience with one or more scripting languages to facilitate automation.
  • Strong debug skills and self-reliance in taking an issue to closure with internal and external partners. Takes ownership of assigned tasks.
  • Keen problem solver, strong communicator, quick learner, effective team player and open to learning and teaching new and more efficient validation execution techniques to meet time-to-market.
  • The complete verification life cycle (verification architecture, test plan, execution, debug, coverage closure).
  • Developing validation testbenches and test suites and driving continuous improvement into existing validation test suites and methodologies.
  • Experience in Xeon CPU Pre-Silicon or Post Silicon Validation

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Similar Jobs

Playtika - Office Administrator

Playtika

Poland (Hybrid)
8 Months ago
oportun - Senior Product Manager, Savings & Mobile App Platform

oportun

India (Remote)
1 Month ago
King - Product Manager – Gaming Ads

King

San Francisco, California, United States (On-Site)
1 Month ago
Informa Group - Sales Manager - Jewellery (Exhibition)

Informa Group

Bangkok, Thailand (On-Site)
2 Months ago
Dentsu - Senior Manager, Transformation Strategy

Dentsu

Maryland, United States (Remote)
2 Months ago
Adtran - Software Engineer I

Adtran

Yokne'am Illit, North District, Israel (On-Site)
2 Months ago
Arkose Labs - Senior Live Site Engineer

Arkose Labs

Pune, Maharashtra, India (Hybrid)
3 Months ago
Tamatem - Software Engineer

Tamatem

Amman Governorate, Jordan (On-Site)
5 Months ago
Assystems - Sr Design Engineer

Assystems

Navi Mumbai, Maharashtra, India (On-Site)
9 Months ago
Startup Heroes - Software Engineer

Startup Heroes

(Remote)
1 Month ago

Get notifed when new similar jobs are uploaded

Similar Skill Jobs

Interactive Brokers - Legal Counsel - Financial Regulation/Trading

Interactive Brokers

London, England, United Kingdom (Hybrid)
3 Months ago
sony global (Games) - Principal Platform Architect

sony global (Games)

San Diego, California, United States (On-Site)
1 Year ago
Simcorp - Senior Engineering Manager

Simcorp

Warsaw, Masovian Voivodeship, Poland (Hybrid)
2 Months ago
Playtika - Office Administrator

Playtika

Poland (Hybrid)
8 Months ago
PwC - Tax Manager

PwC

Saint Helier, St Helier, Jersey (On-Site)
10 Months ago
Forescout Technologies  Inc  - Director, Global HR Operations & Total Rewards

Forescout Technologies Inc

United States (On-Site)
1 Month ago
PwC - PaPM Role

PwC

Zürich, Zurich, Switzerland (On-Site)
10 Months ago
Nagarro - Principal Engineer - Project Manager (Salesforce)

Nagarro

Boston, Massachusetts, United States (On-Site)
7 Months ago
warner bros games - Senior People & Culture Partner

warner bros games

Minato City, Tokyo, Japan (On-Site)
5 Months ago
Intel  - Platform Hardware Engineer

Intel

Guadalajara, Jalisco, Mexico (On-Site)
1 Year ago

Get notifed when new similar jobs are uploaded

Jobs in Bengaluru, Karnataka, India

entrata - People Analyst

entrata

Pune, Maharashtra, India (Hybrid)
2 Months ago
Assystems - Senior Urban Planner

Assystems

Gurugram, Haryana, India (On-Site)
9 Months ago
Capgemini - Application Consultant - C

Capgemini

India (On-Site)
3 Months ago
zeta - Senior Product Manager

zeta

Bengaluru, Karnataka, India (On-Site)
6 Months ago
Aeries technology - Assistant Manager / Manager – GL accounting (multiple positions)

Aeries technology

Mumbai, Maharashtra, India (On-Site)
2 Months ago
caliogo - Senior Software Engineer I - AI

caliogo

Hyderabad, Telangana, India (On-Site)
1 Month ago
Imanage - Staff Frontend Engineer (Angular)

Imanage

India (Hybrid)
1 Month ago
Fictiv - QA- SDET (Cypress)

Fictiv

Pune, Maharashtra, India (On-Site)
2 Months ago
Sporty - Associate / Senior Associate - Games Operations

Sporty

Mumbai, Maharashtra, India (On-Site)
2 Years ago
Paytm - Senior Associate - Key Account Manager Premium - Enterprise Mid Market

Paytm

Vijayawada, Andhra Pradesh, India (On-Site)
1 Month ago

Get notifed when new similar jobs are uploaded

Software Development & Engineering Jobs

Cadence - Software Engineer II

Cadence

Ahmedabad, Gujarat, India (On-Site)
2 Months ago
Valeo - Trainee Engineer Methods Plastic Processing

Valeo

Blois, Centre-Val De Loire, France (On-Site)
2 Months ago
Apple - Manufacturing Design Engineer (MDE)

Apple

Cupertino, California, United States (On-Site)
3 Months ago
Probably Monsters - IT Engineer

Probably Monsters

Dallas, Texas, United States (On-Site)
3 Months ago
Razer - SAP Developer

Razer

Singapore (On-Site)
2 Months ago
Zeeco, Inc. - Instrument and Controls Engineer - Vapor

Zeeco, Inc.

Lissone, Lombardy, Italy (On-Site)
9 Months ago
Reddit - Senior Engineering Manager, Android Platform

Reddit

United States (Remote)
3 Months ago
Capgemini - SAP Hana Rise Senior Consultant / Manager

Capgemini

Mumbai, Maharashtra, India (Hybrid)
1 Month ago
Qualcomm - Signal and Power Integrity Engineer

Qualcomm

Santa Clara, California, United States (On-Site)
2 Months ago

Get notifed when new similar jobs are uploaded

About The Company

Visit our Careers at Intel site and discover how it is to work here. Search jobs, get to know employees and learn more about benefits at Intel:

Bengaluru, Karnataka, India (On-Site)

Santa Clara, California, United States (On-Site)

Ho Chi Minh City, Vietnam (On-Site)

Santa Clara, California, United States (On-Site)

Austin, Texas, United States (On-Site)

Hillsboro, Oregon, United States (On-Site)

Ho Chi Minh City, Vietnam (On-Site)

Ho Chi Minh City, Vietnam (On-Site)

Austin, Texas, United States (Hybrid)

Santa Clara, California, United States (On-Site)

View All Jobs

Get notified when new jobs are added by Intel

Level Up Your Career in Game Development!

Transform Your Passion into Profession with Our Comprehensive Courses for Aspiring Game Developers.

Job Common Plug