Cadence seeks a Principal Design Engineer with deep knowledge of high-speed Serdes/Memory interfaces (PCIe Gen3/4/5, GDDRx/DDRx/LPDDRx) and strong Analog/I/O design fundamentals. Experience in leading and mentoring junior engineers is essential. Prior experience on cutting-edge technology nodes (16nm/10nm/12nm/7nm) is a plus.