The Silicon PCIe Bringup and Validation Engineer role focuses on initiating and validating PCIe subsystems within Rivos SOC designs. This requires a deep understanding of advanced PCIe designs for server applications, encompassing physical design, logic, performance, system, and software. Key responsibilities include generating tests, setting up test infrastructure, planning and executing bringup processes, and developing and implementing validation plans for PCIe systems. The company is seeking candidates for technical lead or senior technical staff positions.